which is known as Layout versus Schematic (LVS). Here IC Validator and IC Compiler-II (SYNOPSYS) tools are used for LVS runs and PnR. Figure 1: LVS As shown in the above figure, LVS is a comparison ...